



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
|-----------------|-------------|----------------------|---------------------|------------------|

10/718,445

11/19/2003

Sandeep Bhatia

CA7035962001

9844

55497 7590 06/04/2009

VISTA IP LAW GROUP LLP

1885 Lundy Avenue

Suite 108

SAN JOSE, CA 95131

EXAMINER

TABONE JR, JOHN J

ART UNIT

PAPER NUMBER

2117

MAIL DATE

DELIVERY MODE

06/04/2009

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

| | | | |
|------------------------------|--------------------------------------|--|--|
| Office Action Summary | Application No. 10/718,445 | Applicant(s) BHATIA, SANDEEP | |
| | Examiner JOHN J. TABONE JR | Art Unit 2117 | |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 23 February 2009.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-6, 8, 9, 11-16, 18 and 19 is/are rejected.
- 7) ☒ Claim(s) 7, 10, 17 and 20 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 19 November 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date <u>01292009</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claims 1-20 were pending in the current application and have been examined. Claims 1, 5, 8, 11, 15 and 18 have been amended.

Examiner's Note

2. Claims 1 and 11 recite the limitation "associating a lockup register with a beginning or ending circuit element of the first or second scan chains, wherein a design rule for the act of associating the lockup register with the first or second scan chains associated with the lockup register are based at least in part upon a clock waveform". The Examiner contends that because of the use of alternate language in "a beginning or ending circuit element" and "the first or second scan chains", these limitations can reasonably interpreted as "one or the other" (i.e. a beginning circuit element of the first scan chains). Therefore, in light of this, the Examiner asserts that the prior art of record (**Jaramillo**) still reads on the current claim language (please see arguments below).

Response to Arguments

3. Applicant's arguments filed 02/23/2009 with respect to claims 1 and 11 have been fully considered but they are not persuasive. Also, upon further consideration and search the Examiner has withdrawn the 35 U.S.C. 103 rejections of claims 7, 10, 17 and 20 (see claim objections below).

Applicant argues that Masatake or Jaramillo does not disclose or suggest at least the feature “associating a lockup register with a beginning or ending circuit element of the first or second scan chains, wherein a design rule for the act of associating the lockup register with the first or second scan chains associated with the lockup register are based at least in part upon a clock waveform”. The Examiner agrees that Masatake does not disclose this claimed feature. However, the Examiner asserts that Jaramillo does. Applicant argues “Jaramillo discloses a scan chain with mixing flip-flops (Fig. 3). Fig. 3 of Jaramillo also discloses a lookup latch. Specifically, Jaramillo discloses on page 83 first paragraph of the second column: “Whenever a falling-edge-triggered flip-flop follows a rising-edge triggered flip-flop in a scan chain, you must insert a lockup latch between them. Jaramillo inserts a lockup latch to prevent data from shifting through both flip-flops in one clock cycle and places falling-edge-triggered flip-flops at the beginning of the scan chain for each block. Jaramillo is silent with respect to the design rules for associating based at least in part upon a clock waveform.”. The Examiner is perplexed by this argument since Jaramillo is “associating a lockup register with a beginning **or** ending circuit element of the first **or** second scan chains, wherein a design rule for the act of associating the lockup register with the first **or** second scan chains associated with the lockup register are based at least in part upon a clock waveform (i.e. trigger edge of the leading flip-flop; see Applicant's disclosure on page 10, ¶ [0027])”. The Applicant actually confirmed that Jaramillo teaches the claimed limitation by his arguments.

It is the Examiner's conclusion that independent claims 1 and 11 are not patentably distinct or non-obvious over the prior arts of record namely, **Masatake** (JP-2003-202362) in view of **Jaramillo et al.**. Therefore, the rejection is maintained. Based on their dependency on independent claims 1 and 11, claims 2-6, 8, and 9 and 12-16, 18 and 19, respectively, stand rejected.

Claim Objections

4. **Claims 1 and 11** are objected to because of the following informalities: the phrase "circuit element" should be changed to "flip-flop" in order to relate these flip-flops with the beginning flip-flop and ending flip-flop in claims 6, 9, 16 and 19. Appropriate correction is required.
5. **Claims 6, 9, 16 and 19** are objected to because of the following informalities: the limitation "a beginning flip-flop or an ending flip-flop" should be changed to "the beginning flip-flop or the ending flip-flop" in order to relate these flip-flops with "a beginning or ending flip-flop" of claims 1 and 11. Appropriate correction is required.
6. **Claims 7, 10, 17 and 20** are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

7. Claims 1-20 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 1 and 11:

These claims recite “associating a lockup register with a beginning or ending circuit element of the first or second scan chains, wherein a design rule for the act of associated the lockup register with the first or second scan chains associating with the lockup register are based at least in part upon a clock waveform”. The phrase “based at least in part upon a clock waveform” renders these claims indefinite because it is not clear to the Examiner how the newly introduced "clock waveform" is associated with the clock signal of the clock cycle. According to Applicant's disclosure on page 10, ¶ [0027], the lockup register is based on the triggering edge of the scan flip-flop at the head and tail end of each chain. It is not based on the clock waveform only (i.e. return-to-one or return-to-zero, see Tables 1 and 2, pp. 10-11), but based on the triggering edge and the clock waveform together. One is not exclusive without the other. To overcome this rejection the Examiner suggests the Applicant add the following limitation after the word “waveform” in claim1, line 10 and claim 11, line 10: “and a triggering edge of the beginning or ending flip-flop”. The Examiner also does not understand how this limitation is any different than what is recited in claims 6, 9, 16 and 19. Clarification and correction is required.

Claims 2-10 and 12-20:

These claims are also rejected because they depend on claims 1 and 11 respectively, and have the same problems of indefiniteness.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 1-9 and 11-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Masatake** (JP-2003-202362), hereinafter Masatake, in view of **Jaramillo et al.**, (10 Tips for Successful Scan Design: Part two, February 17, 2000, ednmag.com, pp. 77-90), hereinafter Jaramillo.

Claims 1 and 11:

Masatake teaches scanning a first test data from an input pin (**IN1, Drawing 1**) into a first scan chain (**Shift Register 11, Drawing 1**) during a first state of a clock cycle (**T3, Drawing 3**) to test the integrated circuit and scanning a second test data from the input pin (**IN1, Drawing 1**) into a second scan chain (**Shift Register 12, Drawing 1**) during a second state of the clock cycle (**T4, Drawing 3**) to test the integrated circuit. **Masatake** also teaches “a clock signal (**CLK**) of the clock cycle is input to the first scan chain and the second scan chain during testing” in claim 1 and 2 where **Masatake** discloses “Said 1st shift register which operates synchronizing with the 1st edge of **said**

scanning clock, said 2nd shift register which operates synchronizing with the 2nd edge of **said scanning clock**” (claim 1) where “said 1st edge being the rising edge and said 2nd edge being a falling edge” (claim 2). (Abstract, ¶s 37, 38, 47, 49, Drawings 1 and 3).

Masatake does not explicitly teach “associating a lockup register with a beginning or ending circuit element of the first or second scan chains, wherein a design rule for the act of associating the lockup register with the first or second scan chains associated with the lockup register are based at least in part upon a clock waveform”.

Jaramillo teaches in an analogous art the general use of using a lockup register with a beginning flip-flop or an ending flip-flop of two separate scan chains. (Fig. 3, page 82). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Masatake’s design of Drawing 1 to include Jaramillo’s design suggestions of using lockup latches when interfacing positive and negative edge clock scan flip-flops. The artisan would be motivated to do so because it would prevent Masatake’s design of Drawing 1 from shifting data through both edged flip-flops in one clock cycle.

Claims 2 and 12:

Masatake teaches receiving test data from the first scan chain at an output pin (OUT1, Drawing 1) during the first state of the clock cycle (T3, Drawing 3). (Abstract, ¶s 37, 38, 47, 49, Drawings 1 and 3).

Claims 3 and 13:

Masatake teaches receiving test data from the second scan chain at the output pin (OUT2, Drawing 1) during the second state of the clock cycle (T4, Drawing 3). (Abstract, ¶s 37, 38, 47, 49, Drawings 1 and 3).

Claims 4 and 14:

Masatake teaches sending test data from the first and second scan chains (Shift Register 11 and 12, Drawing 1) to a multiplexor (multiplexer 41, Drawing 1), applying a select signal to the multiplexor based on the state of the clock signal (CLK), and causing the multiplexor to output test data from either the first or second scan chain to the output pin based on the select signal (SCO1, Drawings 1 and 3). (Abstract, ¶s 37, 38, 47, 49, Drawings 1 and 3).

Claims 5 and 15:

Masatake view of **Jaramillo** teaches scanning the first test data by using a return-to-one clock waveform (T3, T4, T5, Drawing 3) and **using positive, negative, or a mixture of positive and negative edge triggered scan flip-flops** in the first scan chain (Drawing 2). Masatake also teaches scanning the second test data by using the return-to-one clock waveform (T3, T4, T5, Drawing 3) and **using positive, negative, or a mixture of positive and negative edge triggered scan flip-flops** in the second scan chain (Drawing 2). (Abstract, ¶s 37, 38, 47, 49, Drawings 1-3).

Claims 6 and 16:

Masatake does not explicitly teach “**associating a lockup register with a beginning flip-flop or an ending flip-flop of the first or second scan chains based on return-to-one selection criteria**”. Jaramillo teaches in an analogous art the

general use of using a lockup register with a beginning flip-flop or an ending flip-flop of two separate scan chains. (Fig. 3, page 82). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Masatake's design of Drawing 1 to include Jaramillo's design suggestions of using lockup latches when interfacing positive and negative edge clock scan flip-flops. The artisan would be motivated to do so because it would prevent Masatake's design of Drawing 1 from shifting data through both edged flip-flops in on clock cycle.

Claims 8 and 18:

These claims are an obvious alternate representation of claims 5 and 15 and, as such, are rejected as per these rejections. To use a return-to-zero selection criteria instead of return-to-one selection criteria is considered an alternate design choice.

Claims 9 and 19:

These claims are an obvious alternate representation of claims 6 and 16 and, as such, are rejected as per these rejections. To use a return-to-zero selection criteria instead of return-to-one selection criteria is considered an alternate design choice.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JOHN J. TABONE JR whose telephone number is (571)272-3827. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, ROBERT W. BEAUSOLIEL can be reached on (571)272-3645. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/John J. Tabone, Jr./
Primary Examiner
Art Unit 2117 06/03/2009